## IOWA STATE UNIVERSITY College of Engineering

## **PIRM Presentation 2**

Team name: sddec23-20 Nathan Ayers, Matthew Caron, Michael Levin, and Rodrigo Romero

Leader email: nayers99@iastate.edu

# **Problem Statement**

Who? Our client, Dr. Al Qaseer and the CNDE conduct research into evaluating a system or structure without affecting its future usability and functionality.

What? The CNDE needs a new mm-Wave radar to be built for student research experiments.

Why? Millimeter-Wave technology has been used to penetrate dielectric materials and has a high sensitivity to small material flaws. Research benefits safety and can help companies increase sustainability.


When? Students are already experimenting with samples that have errors designed to test the imaging. The applications will continue to grow and the technology will impact everyone.

## IOWA STATE UNIVERSITY

# **Project Topic**

#### Millimeter Wave Data Acquisition Device:

- Make scans of materials beyond its surface nondestructively
  - Finds defects within the sample
  - Can determine various properties of the sample
- Generates up to 40 GHz wave and collects signal reflection




## **IOWA STATE UNIVERSITY**

# Where We're At

- PCB/SPI
  - PCB is completed and in the process of being assembled and tested. SPI is currently being implemented in the FPGA design to program the necessary up and down converter registers
- USB Interface
  - Since our design uses the FT600q we need to update our library code for the PC to interface with the FPGA as well as creating the hardware interface so the FPGA can interact with the FT600q
- DAC writing
  - Arbitrary function generator is completed so we can continuously clock out an arbitrary periodic signal to the DAC at each clock cycle
- ADC reading
  - Currently working on the FPGA hardware for reading and processing ADC data

## IOWA STATE UNIVERSITY

## **FPGA** hardware design




## IOWA STATE UNIVERSITY

## **Programmable Function Generator**

2 A module	<pre>waveformGenerator(     input [22:0] Address_Data,</pre>				26	5 // W	rites wavefo	orms in	nto the fu	nction g	enerator				
4	input Read EN,						27° void writeDAC RAM(u16 *DAC Function, u8 channel, u16 sizeofFunct)								
5	input clk,								-					.,	
6	output reg [13:0] WaveformData	= 14'h000				3 {			1	The second second					
7 - ).					29	Э	//XGpio_Disc	creteW	rite(&Clea	r_Wavefo	rm, chan	nel, 0x1)	);		
9	<pre>reg [8:0] curr_address = 9'h00 reg [8:0] iter = 9'h000;</pre>				30	3	//XGpio_Disc	creteW	rite(&Clea	r Wavefo	rm, chan	nel. 0x0	):		
10	reg [8:0] max address = 9'h000				31		u32 address:				,	inter, enter,			
11	reg [13:0] storageData [0:512]														
12					32		u32 address_	_data;							
13 宜	always @ (posedge clk) begin				33	3	XGpio Discre	eteWrit	e(&EN REA	D. chann	el. 0x0)	: //Enab	le Write	to RAM	
14 🛱	.5 WaveformData <= storageData[iter];					33 XGpio_DiscreteWrite(&EN_READ, channel, 0x0); //Enable Write to RAM 34									
16 -										-					
17	end					35 // Write the data in DAC waveforms to the RAM									
18 -					36	36 u16 i;									
19 白	19 🖨 always 🖲 (posedge clk) begin					37 u32 j;									
<pre>20 dif (-Read_EN) begin 21</pre>						<pre>38 for (i = 0; i &lt; sizeofFunct; i++)</pre>									
23 -	end	<pre>irr_address] = Address_Data &amp; 1</pre>	d.ustit;		39	Э	{								
24	end				40		address	- i /	14.						
25 -										1 */045	E				
26 中	26   always @ (negedge clk) begin 27   if (Read_EN) begin 28   iter = (iter < max_address) ? (iter + 1'bl): 9'h000;					<pre>41 address_data = address   *(DAC_Function + i); 42 XGpio_DiscreteWrite(&amp;Data_Address_DAC, channel, address_data); 43 XGpio_DiscreteWrite(&amp;LEDS, 1, 0xFF &amp; address_data &gt;&gt; 14); 44 }</pre>									
27 中															
28															
30	end						, xopio_b.	Lacieu	-Wirte(det			ar ess_uu	La // 14)	,	
31 -	chu						3								
32 🛱	always @ (negedge clk) begin				45	5	XGpio_Discre	eteWrit	te(&EN_REA	D, chann	el, 0x1)	; //Disab	ole Write	to RAM	
33 中	if (~Read_EN) begin					5	XGpio Discre	eteWrit	e(&I FDS.	1. 0x01)					
34		(curr_address > max_address) ?	curr_address:	max_address;		7 }	Augure_breen			-, -, -,	,				
35	end				47	S		_							
100	13 12013								and the second second		a construction of the second			and the second second	
	/WG TB/dk	0	.00000.00000		10000000000	100000		110000	000000000000000000000000000000000000000	1000.00000.000	1000.00000.00	000000000000000000000000000000000000000	1000.0000.00		
· ·	///o_ro/cat			100 00100 00			000000000000000							00000000000	
	/WG_TB/Read_EN	0	10 C												
	,		-					- 1							
second second															
+	/WG_TB/Address_D	00001000000000		TITI	IIIIII	1 000	010000000	0000 ilc	00000						
												0000000000		0000000000	
+	/WG_TB/Waveform	000000000000000	0000000	0000000					mmm			mmmm	mmmm	1111111111	
-															

## IOWA STATE UNIVERSITY

# **Project Milestones Ahead**



## IOWA STATE UNIVERSITY

# **Technical Challenges**

- Availability of information
  - Online resources for the FTDI drivers(USB comm), Vivado(FPGA programming) and Alchitry(FPGA board) are scarce.
  - Reaching out to people with similar project experience.
- Component Constraints
  - Difficult to find components that will function properly with our assigned FPGA development board.
  - Solved by investing more time into part sourcing.
- Work methodology
  - The implementation is similar to a ladder.
  - We can avoid issues by communicating about interface needs.

## IOWA STATE UNIVERSITY

# **New Technical Challenges**

- Lack of continuity between FTDI libraries
  - USB programming originally done with D2XX library, but final design will be in FT60x.
  - There is very little compatibility between the two libraries, and function differs greatly.
- More documentation issues
  - FTDI FT600 has very little documentation available, and Alchitry doesn't supply information.

# Thank you for listening to our presentation!

## **Questions?**



## IOWA STATE UNIVERSITY