

**Intermediate Frequency Data
Acquisition Device (*IF_DAD*)**

Team: SD_DEC23_20

Nathan Ayers, Matthew Caron, Michael
Levin, and Rodrigo Romero

Advisor: Dr. Mohammad Tayeb Al Qaseer

Website




<https://sddec23-20.sd.ece.iastate.edu/>

Problem Statement

- Across all industries, the failure of “Safety-Critical” systems can result in large financial loss or even death.
- Iowa State Center for Non-Destructive Evaluation research promotes safety in industry by understanding the lifespan of such systems.
- Our client, Dr. Al Qaseer has requested that we design the Intermediate Frequency circuit for a Millimeter wave radar.
- Final design will be utilized and improved upon by researchers and students within the CNDE.

Millimeter waves

- Frequency range from 30 - 300 GHz, opposed to Microwaves range of 300 MHz - 30 GHz.
- Distinguished for capability to penetrate non-conductive materials (e.g., wood, concrete, fiber composites).
- Interact with the surface of conductive materials, can identify cracks, pitting.
- Higher frequencies are more sensitive to geometrical variations.



Design Requirements:

- Must interface with existing hardware/software that includes Up converters and Down converters, this will require a signal input and output.
- Our design will ideally output an IF (intermediate frequency) signal of 10 MHz signal, which will be “sped up” by the existing hardware.
- With the input signal that is returned from the output signal, we must convert that into its real and imaginary components.
- This converted data must be organized clearly into a file on the PC, so that Labview or Matlab may graph it.
- FPGA clock is 100 MHz.
- Communicating with PC to FPGA via a USB-C port.

Intended Users and Uses


Users: Iowa State Researchers, and students.

Uses: Evaluating the integrity of a material without having to disassemble the product. This means detecting internal defects, cracks, and analyzing the material properties of insulating samples. While some imaging radars can be used to analyze metals, ours wouldn't likely have those capabilities due to the refractive instability of microwaves on conductive materials.


Design Approach

Computer Interface:

A Matlab program communicates with the FPGA and analyzes data received from the FPGA.



Design Approach Cont.




Hardware:

FPGA produces a 10 MHz sine wave. The DAC and up-converter to RF (26.5 - 40 GHz). Hardware then receives the signal, down converts it to the IF frequency, filters and sends it to the ADC where the FPGA processes and send data back to the UI

Design Approach Cont.


Digital Signal Processing (DSP):

The DSP system takes the raw data received by the ADC and splits it into real and imaginary parts based on the convolution of the original sine wave.




Technical Details:

- Four specific modules to implement, Hardware (ADC & DAC), SPI, DSP, and User Interface.
- HW, SPI, and DSP all require Vivado to program the FPGA (Xilinx Artix 7) in Verilog and C (via the Microblaze Processor)
- HW PCB interfaces with Alchitry AU FPGA development board, all HW, SPI, DSP code is loaded directly to the FPGA.
- UI requires MATLAB, specifically programmed in the MATLAB app designer





Standards:

- PCB implemented by Matt with coaxial connectors at RF, and Millimeter-wave frequencies, we followed IEEE 287.1-2021, IEEE 287.2-2021, IEEE 287.3-2021.
- With presence of ADCs and DACs we had to be vigilant of terminology and test standards/protocol, so we paid close attention to IEEE 1658-2011, IEEE 1241-2010.




Testing

- Testing was done to emulate the phase and amplitude shifts the RF components introduce
- This testing consisted of inputting the sinusoidal IF waveform of 10 MHz into the reference of a function generator to artificially shift the phase of the IF output signal
- The output of the function generator was then fed back into the IF board for signal processing and data collection to the PC




Results

As the IF output was attenuated from 0 dB to -50 dB the calculated attenuation from the IF board was accurately able to predict the actual controlled attenuation up to about -40 dB



Results Cont.



As the phase of the IF output was swept from 0° to 360°, the calculated phase from the IF board was able to predict the actual controlled phase difference


Conclusions

The designed intermediate frequency circuit works as expected under the specified conditions.

Future work includes the implementation of SPI to communicate the FPGA with upconverter and downconverter, as well as the quantification of the measured error compared to the theoretical results.

Questions?

Appendix



```

always @ (negedge aclk) begin
    I_temp <= I_data* ADC_Data;
    //I_temp <= I_data;
end

always @ (negedge aclk) begin
    Q_temp <= Q_data* ADC_Data;
    //Q_temp <= Q_data;
end

```






```


// iterate iter by one or reset if iter is greater than max_address
// if the iterator went though all of the values flash the period complete output
always @ (negedge clk) begin
    if (~s_axis_tvalid && (iter < (max_address - 1'b1))) begin
        PeriodComplete <= 1'b0;
    end else begin
        PeriodComplete <= 1'b1;
    end


    if (~s_axis_tvalid) begin
        iter = (iter < max_address) ? (iter + 1'b1): 9'h000;
    end else begin
        iter = latency;
    end
end

// convert signed to unsigned and clock out waveform data
always @ (posedge clk) begin
    if (~s_axis_tvalid) begin
        Waveform_out <= (storageData[iter] + 14'h2000) & 14'h3FFF;
    end
end

```







SPI


Required pins:

SCLK

SDIN

SDO

SEN.



Upconverter

Downconverter